

Notice of References Cited		Application/Control No.	Applicant(s)/Patent Under Reexamination	
		10/749,206	CHOI, KEE-HOON	
Examiner		Art Unit		Page 1 of 1
Biju Chandran		2835		

U.S. PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
A	US-			
B	US-			
C	US-			
D	US-			
E	US-			
F	US-			
G	US-			
H	US-			
I	US-			
J	US-			
K	US-			
L	US-			
M	US-			

FOREIGN PATENT DOCUMENTS

*	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
N					
O					
P					
Q					
R					
S					
T					

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)	
U	Pradeep Lal, Packaging Reliability, Chip-Scale Semiconductor, Package Architecture – An Overview, Wiley Encyclopedia of Electrical and Electronics Engineering, John Wiley and Sons, 1999, pages 516-518	
V		
W		
X		

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.